[HARDWARE] PD tools for FPGA's/PLD's (Was: ASIC price/volume/performance) (fwd)

Chris Chiapusio chipper at llamas.net
Fri Jun 19 16:23:55 EDT 1998



------
                    Please encrypt anything important.
PGP Key: http://pgp.ai.mit.edu:11371/pks/lookup?op=get&search=0x6CFA486D

---------- Forwarded message ----------
Date: Fri, 19 Jun 1998 11:48:34 -0700
From: Ernest Hua <Hua at teralogic-inc.com>
To: "'Trei, Peter'" <ptrei at securitydynamics.com>,
    'Tim Dierks' <tim at dierks.org>
Cc: Ernest Hua <Hua at teralogic-inc.com>,
    "'cryptography at c2.net'" <cryptography at c2.net>, coderpunks at toad.com
Subject: PD tools for FPGA's/PLD's (Was: ASIC price/volume/performance)

Are there public domain tools to compile/program FPGA's/PLD's?

Do companies like Altera/Xilinx/Atmel publish enough programming specs
to develop tools/compilers?

Ern

	-----Original Message-----
	From:	Trei, Peter [SMTP:ptrei at securitydynamics.com]
	Sent:	Friday, June 19, 1998 6:59 AM
	To:	'Tim Dierks'; coderpunks at toad.com
	Subject:	RE: ASIC price/volume/performance

	Tim writes:

	> -----Original Message-----
	> From:	Tim Dierks [SMTP:tim at dierks.org]
	> Sent:	Thursday, June 18, 1998 9:18 PM
		 
	>  [I originally sent this to cryptography at c2.net, but it seems
to be down]
	> 
	> Upon finding the following messages, I checked the Wiener
paper;
	> apparently, the chip he specifies there is about 26,000
equivalent gates;
	> if you can save 4% on that design, you can get two on one of
these chips.
	> If they'll run at 200 MHz, each chip can check 400 million
keys per
	> second.
	> This means each chip is more than 11 times as fast as the
entire
	> distributed.net effort's peak speed. At the prices below you
could build
	> the following DES engines:
		[...]
		 
		[Trei, Peter]  

		Response:
		Check your numbers. The distributed.net site has 
		extensive statistics. The current estimated rate
		if they switched over to DES is around 66 Gk/sec,
		which is about 165 times the rate of your 
		hypothetical chip.

		Wiener has publised an update to his paper, utilizing 
		Moore's Law to speed up his chips by a factor of 4.

		The next RSA Labs DES challenge starts on the 
		13th of July. If d.n manages to achieve the 
		above rate (and I think they will), they will 
		exhaust the keyspace in 12.6 days. This gives 
		them an excellent chance of finding the key 
		within the 10 days required for the $10k
		prize, and a certainty of winning $5k, unless
		someone else gets there first. To the best of 
		my knowledge, no one has publically announced
		an effort which even approaches d.n's keyrate.

	>  Peter Trei
		ptrei at securitydynamics.com 

--
To unsubscribe, send 'unsubscribe hardware' to majordomo at lists.distributed.net



More information about the Hardware mailing list