[Hardware] Fully unrolled RC5 on FPGA

[gmeurice at dice.ucl.ac.be]

Bonjour,

Tuesday, November 14, 2006, 8:41:25 PM, you wrote:

JLB> Hi Guerric,

JLB> Any chance I can get you go target your design to an XCV2000E-6BG560C
JLB> and tell me if it fits and what the clock rate estimate is?

JLB> It's just a data point for me to compare two year old data to the XCV4LX
JLB> numbers.

JLB> Thanks,
JLB> John

Ok, I can do that.
The design will need 4 times the number of bRAMs compared with the
Virtex4 design: 16-bit data width and no "read before write" mode.

With this kind of RAMs, a register on the B signal of the KeySchedule
bloc could be saved using the fact that input is mirrored to the
output of the bRAM while writing. I currently don't plan to make this
optimization. (this would mean a saving of 26*3 *32/2 = 1250 Slices).
Whatever, it is probably bad from a place&route point of view.

I will test the full design with the new long shift register and will
provides the implementation results.

-- 
Guerric