To have a usable FPGA RC5 core, we also need to make the input counter use the same sequence as the DNet clients. Also we need to generate some self check information. Anybody know/remember what the specifications for these are? John