Hi Martin, see the post: From jbass Sun Nov 26 07:47:27 2006 To: hardware at lists.distributed.net Subject: Fully unrolled RC5 core, pipelined and retimed using LUT RAMs It includes the core generator, test bench, and checking code for correct values. Have fun, John